An ultra low-power biopotential instrumentation amplifier, based on the current balancing technique is presented, An hternnl programmable high-pass filter has been included in the instrumentation amplifier to fiiter out low-frequency artifacts if necessary. The instromcntation amplifier was fabricated in a multiproject test chip in 0 . 3 5~ mixed mode CMOS process through MOSIS, Measurement results show that the instrumentation amplifier draws a current of 9 w from a 3.3V Lithium-ion battery and it has CMRR of 1oOdB and input voltage dynamic range of MmV. The input referred noise voltage is 03pV/&with a flicker noise corner frequency of 1582 Design methodology and experimental results along with measurement hsue~ are given in t h i s paper.
WTRODUCTION
Instrumentation amplifiers are important signal conditioning blocks in many instnunentation systems for biomedical applications. Biopotential signals range from tens of pV for Electroencephalograms (EEG) to a few mV for E l e c t r o m y o p (EMG) 111.
In low power applications like low power personal monitoring, biopotential instrumentation amplifiers with high c o n " mode rejection ratio (CMRR), low input referred noise voltage and low offset BS well as very low power consumption are required. In this paper an uhra low power biopotential instrumentation amplifier based on the current balancing technique, which has been designed and fabricated using a 0 . 3 5~ CMOS process, is presented. The current balancing technique is a low-cost approach for designing instrumentation amplifiers [2,3]. This useful technique has been used previously for design of instrumentation amplifiers for special applications [2, 3] . The distinguishing features of the presented design as compared to earlier works is its very low power consumption and a programmable high-pass filter, which can be used for base line drift compensation. Circuit description and design implementation issues of the instrumentation tamplifier along with measurement ,and experimental results are given in this paper.
CIRCUIT DESCRIPTION
Monolithic implementation of insbumentation amplifier by using traditional three operational amplifiers configuration needs accurate matching of the resistors used in its feedback network to achieve high CMRR. Also this structure is not a proper solution €or very low power design.
Another approach for design of inskumentation amplifiers is to use current-balancing technique shown in Fig. 1 [2] . At the transconductance stage, the input difference voltage is converted into a differential current i,, flowing across resistor $. Referring to Fig. 1 the following expression applies:
The approach illustrated in Fig. 1 was used as the core of herein focused instrumentation amplifier. The goal was to have a low-power general-purpose biopotential amplifier. This goaI led to some considerations at both circuit structure and sizing. We made the high-pass filter action to be programmable by using two external control bit lines and if necessary bypass it as shown in Fig. 1 . Sizing issues will be explained in section 3 ofthis papa.
The circuit schematic of the fabricated instrumentation amplifier is shown in Fig. 2 We used the cascode w e n t mirror to obtain high CMRR 
DESIGN A N D IMPLEMENTATION ISSUES
Design of an ultra low-power instrumentation amplifier was our main concern while satisfying our target specifications. For a proper sizing procedure of low-power design, a sizing flow starting from an initial very low bias current guess was followed. This power-oriented design procedure for the transconductance stage is shown in Fig, 3 . S e m g very low bias current for input transistors M1 and voltage to the variation of the process parameters input transistors were kept in moderate inversion w i t h absolute value of gate source overdrive voltage not less than 0.1V below the absolute value of threshold voltage. The corresponding constraint has been specified as VGsTmin in Fig. 3 . This consideration along with very low value of bias current at the input stage as well as area considerations leads to a maximum value for aspect ratio of transistors M1 and M2.
Value of Rg and bias current of cascode current mirror stage determine input voltage dynamic range. For low power design we need to compromise between value of Rg and power. However increasing Rg increases contribution of current mirror tramistor mismatches as well as MGml and MGm2 mismatches, in the offset voltage. This is because mismatch between these transistor pairs translates to a differential current flowing through resistor Rg.
Hence all transistors of the transconductance stage sized by using high value of transistor length and also laid out in common-centroid fashion, Design for low-noise performance needs to size active load transistors ML1 and ML2 to have enough lower transconductance than that of M1 and M 2 [2]. This also helps to reduce effect of threshold voltage mismatch between ML1 and ML2 on o&et performance. The fabrication process limited the maximum transistor length to Z O p because of the lack of model parameters.
Our target was to use on-chip resistors to reduce number of external components. Poly resistors of high sheet resistance were not available in the fabrication process. Hence the P' implant layer with sheet resistance of 158.3 iM7 was used to implement Rg and Rs. To reduce the area of the resistors we chose gain value of RsMg=6. To have less sensitivity of E$/$ ratio to temperature and process variations, these resistors were laid out in a common cenboid inter-digit structure. If on-chip resistors of high sheet resistance are available, this structure can be used in a configurable manner to have programmable gain for instrumentation amplifier as per the target biopotential voltage. Values of Rg and Rs in the implemented instrumentation amplifier are X M and 48162, respectively.
After several iterations of the procedure shown in Fig. 3 the bias current of each one of the transconductance stage transistors was set to 0 . 6 5~~4 and the aspect ratio of input transistors M1 and M 2 was set to 15.
MEASUREMENT AND EXPEIUMENTAL

RESULTS
The instrumentation amplifier P A ) was fabricated in a multi project chip through MOSIS. Fig, 4 was measured by using FFT spectrum analyzer. To obtain a smooth power spectral density of .the noise we used linear averaging w i t h zero-overlap uniform windowing and average number set to 800.
CO~CLUSIONS .
A single supply battery-operated uttra low power high CMRR inshumentation amplifier fabricated in 0.35 pn CMOS technology is presented inthis paper. This instnrmentation amplifier draws 9pA -h m a 3.3V lithium-ion battery and has a programmable high pass filter response. Design issues for ultra low-power design along w i t h the sizing procedure are also explained.
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